|
INTERVIEW QUESTIONS
COMPUTER HARDWARE
HARDWARE DESIGN
DETAILS
Question: What are the different Adder circuits you studied?
Answer: Adders are generally of five types: 1) Ripple Carry Adder: The Ripple carry adder(RCA) consists of a building block named Half Adder(HA) which is cascaded to form a Full Adder(FA). These building blocks HAs and FAs are also the building blocks of all types of adders.The n full adders are cascaded to form n bit RCA. The full adder has three input pins(input Ai,input Bi,carryin Ci) and two output pins(Sum and Ci+1).Its equations are: Sum=Ai^Bi^Ci Ci+1=Ai.Bi+Bi.Ci+Ai.Ci
2)Carry Lookahead Adder: The Carry Lookahead Adder(CLA) reduces the delay as that in RCA. Let Gi=Ai.Bi, and Pi=Ai^Bi, then Ci+1=Gi+Pi.Ci. The expressions for Sum and Ci+1 is then defined completely in terms of input pins rather wait for input carry to appear.
3)Carry Select Adder: The carry select adder uses duplicate modules for each combination of input carry(i.e. 1 and 0).The multiplexers then select the appropriate sum and carry output according to the carry output of the preceding stages.
|
|
|
Category |
Hardware Design Interview Questions & Answers -
Exam Mode /
Learning Mode
|
Rating |
(0.3) By 6521 users |
Added on |
9/9/2014 |
Views |
70896 |
Rate it! |
|
|
Question:
What are the different Adder circuits you studied?
Answer:
Adders are generally of five types: 1) Ripple Carry Adder: The Ripple carry adder(RCA) consists of a building block named Half Adder(HA) which is cascaded to form a Full Adder(FA). These building blocks HAs and FAs are also the building blocks of all types of adders.The n full adders are cascaded to form n bit RCA. The full adder has three input pins(input Ai,input Bi,carryin Ci) and two output pins(Sum and Ci+1).Its equations are: Sum=Ai^Bi^Ci Ci+1=Ai.Bi+Bi.Ci+Ai.Ci
2)Carry Lookahead Adder: The Carry Lookahead Adder(CLA) reduces the delay as that in RCA. Let Gi=Ai.Bi, and Pi=Ai^Bi, then Ci+1=Gi+Pi.Ci. The expressions for Sum and Ci+1 is then defined completely in terms of input pins rather wait for input carry to appear.
3)Carry Select Adder: The carry select adder uses duplicate modules for each combination of input carry(i.e. 1 and 0).The multiplexers then select the appropriate sum and carry output according to the carry output of the preceding stages. Source: CoolInterview.com
If you have the better answer, then send it to us. We will display your answer after the approval.
Rules to Post Answers in CoolInterview.com:-
- There should not be any Spelling Mistakes.
- There should not be any Gramatical Errors.
- Answers must not contain any bad words.
- Answers should not be the repeat of same answer, already approved.
- Answer should be complete in itself.
|
|
Related Questions |
View Answer |
|
What are set up time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit?
|
View Answer
|
|
Give a circuit to divide frequency of clock cycle by two?
|
View Answer
|
|
How do you detect if two 8-bit signals are same?
|
View Answer
|
|
Give two ways of converting a two input NAND gate to an inverter.
|
View Answer
|
|
Design a divide-by-3 sequential circuit with 50% duty circle.
|
View Answer
|
|
Give the truth table for a Half Adder. Give a gate level implementation of the same.
|
View Answer
|
|
What is the difference between SYNONYM and ALIAS?
|
View Answer
|
|
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal?
|
View Answer
|
|
Draw a Transmission Gate-based D-Latch?
|
View Answer
|
|
Describe how you would reverse a singly linked list.
|
View Answer
|
|
Explain RC circuit’s charging and discharging.
|
View Answer
|
|
Describe how you would reverse a singly linked list.
|
View Answer
|
|
Explain the working of a binary counter.
|
View Answer
|
|
Explain RC circuit’s charging and discharging.
|
View Answer
|
|
Design any FSM in VHDL or Verilog.
|
View Answer
|
|
How do you detect a sequence of "1101" arriving serially from a signal line?
|
View Answer
|
|
How do you detect if two 8-bit signals are same?
|
View Answer
|
|
Design a Transmission Gate based XOR. Now, how do you convert it to XNOR?
|
View Answer
|
|
Draw a Transmission Gate-based D-Latch.
|
View Answer
|
|
Give the truth table for a Half Adder. Give a gate level implementation of the same.
|
View Answer
|