CoolInterview.com - World's Largest Collection of Interview Questions
Start Your Own website Now
Sponsored Links

Interview Questions
Our Services

Get 9,000 Interview Questions & Answers in an eBook.


  • 9500+ Pages
  • 9000 Question & Answers
  • All Tech. Categories
  • 14 MB Content

    Get it now !!



    Send your Resume to 6000 Companies


  • INTERVIEW QUESTIONS TELECOM VLSI DETAILS
    Question :
    What?s the critical path in a SRAM?
    Category VLSI Interview Questions
    Rating (0.4) By 931 users
    Added on 7/6/2005
    Views 1766
    Rate it!
    Answers:



    SRAM, the critical path includes the path from CLK generation to output generation. Usually READ operation is considered to be worst critical path.



    Posted by: Pallavi Trivedi    

    Contact Pallavi Trivedi Contact Pallavi Trivedi

    If you have the better answer, then send it to us. We will display your answer after the approval.
    Rules to Post Answers in CoolInterview.com:-

  • There should not be any Spelling Mistakes.
  • There should not be any Gramatical Errors.
  • Answers must not contain any bad words.
  • Answers should not be the repeat of same answer, already approved.
  • Answer should be complete in itself.
  • Name :*
    Email Id :*
    Answer :*
    Verification Code Code Image - Please contact webmaster if you have problems seeing this image code Not readable? Load New Code
    Process Verification  Enter the above shown code:*
    Inform me about updated answers to this question

       
    Related Questions
    View Answer
    How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM?s performance?
    View Answer
    Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
    View Answer
    Draw the SRAM Write Circuitry
    View Answer
    What happens if we use an Inverter instead of the Differential Sense Amplifier?
    View Answer
    Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
    View Answer
    Draw a 6-T SRAM Cell and explain the Read and Write operations
    View Answer
    For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
    View Answer
    Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
    View Answer
    Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
    View Answer
    Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
    View Answer
    In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
    View Answer
    Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
    View Answer
    What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
    View Answer
    For CMOS logic, give the various techniques you know to minimize power consumption
    View Answer
    Draw the stick diagram of a NOR gate. Optimize it
    View Answer
    Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
    View Answer
    Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
    View Answer
    What happens if we increase the number of contacts or via from one metal layer to the next?
    View Answer
    You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the center metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
    View Answer
    How does Resistance of the metal lines vary with increasing thickness and increasing length?
    View Answer


    Please Note: We keep on updating better answers to this site. In case you are looking for Jobs, Pls Click Here Vyoms.com - Best Freshers & Experienced Jobs Website.

    View ALL VLSI Interview Questions

    User Options
    Sponsored Links


    Copyright ©2003-2014 CoolInterview.com, All Rights Reserved.
    Privacy Policy | Terms and Conditions

    Download Yahoo Messenger | Placement Papers| FREE SMS | ASP .Net Tutorial | Web Hosting | Dedicated Servers | C Interview Questions & Answers

    Testing Articles | Testing Books | Testing Certifications | Testing FAQs | Testing Downloads | Testing Interview Questions | Testing Jobs | Testing Training Institutes


    Cache = 1.875 Seconds